155 lines
5.3 KiB
Plaintext
155 lines
5.3 KiB
Plaintext
/**************************************************************************************************
|
|
Filename: sb-boot.xcl
|
|
Revised: $Date: 2012-03-27 14:53:26 -0700 (Tue, 27 Mar 2012) $
|
|
Revision: $Revision: 29910 $
|
|
|
|
Description: This is a linker command line file for the IAR XLINK tool for the
|
|
CC2530/31 SoC. This mapping is to build serial boot loader code.
|
|
|
|
|
|
Copyright 2009-2012 Texas Instruments Incorporated. All rights reserved.
|
|
|
|
IMPORTANT: Your use of this Software is limited to those specific rights
|
|
granted under the terms of a software license agreement between the user
|
|
who downloaded the software, his/her employer (which must be your employer)
|
|
and Texas Instruments Incorporated (the "License"). You may not use this
|
|
Software unless you agree to abide by the terms of the License. The License
|
|
limits your use, and you acknowledge, that the Software may not be modified,
|
|
copied or distributed unless embedded on a Texas Instruments microcontroller
|
|
or used solely and exclusively in conjunction with a Texas Instruments radio
|
|
frequency transceiver, which is integrated into your product. Other than for
|
|
the foregoing purpose, you may not use, reproduce, copy, prepare derivative
|
|
works of, modify, distribute, perform, display or sell this Software and/or
|
|
its documentation for any purpose.
|
|
|
|
YOU FURTHER ACKNOWLEDGE AND AGREE THAT THE SOFTWARE AND DOCUMENTATION ARE
|
|
PROVIDED “AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
|
|
INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE,
|
|
NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL
|
|
TEXAS INSTRUMENTS OR ITS LICENSORS BE LIABLE OR OBLIGATED UNDER CONTRACT,
|
|
NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR OTHER
|
|
LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES
|
|
INCLUDING BUT NOT LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE
|
|
OR CONSEQUENTIAL DAMAGES, LOST PROFITS OR LOST DATA, COST OF PROCUREMENT
|
|
OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY THIRD PARTIES
|
|
(INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.
|
|
|
|
Should you have any questions regarding your right to use this Software,
|
|
contact Texas Instruments Incorporated at www.TI.com.
|
|
|
|
**************************************************************************************************/
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
//
|
|
//
|
|
// Segment limits
|
|
// --------------
|
|
//
|
|
//
|
|
// XDATA available to the program.
|
|
//
|
|
-D_XDATA_START=0x0000
|
|
-D_XDATA_END=0x1EFF
|
|
//
|
|
//
|
|
// The 8052 IDATA is overlayed on the SoC XDATA space from 0x1F00-0x1FFF.
|
|
//
|
|
-D_IDATA_END=0xFF // Last address of Idata memory.
|
|
//
|
|
//
|
|
// CODE
|
|
//
|
|
-D_CODE_START=0x0000
|
|
-D_CODE_END=0x1FFF
|
|
//
|
|
//
|
|
//
|
|
// Special SFRs
|
|
// ------------
|
|
//
|
|
// Register bank setup
|
|
//
|
|
-D?REGISTER_BANK=0 // Default register bank (0,1,2,3).
|
|
-D_REGISTER_BANK_START=0 // Start address for default register bank (00,08,10,18).
|
|
//
|
|
//
|
|
// PDATA page setup
|
|
//
|
|
-D?PBANK_NUMBER=00 // High byte of 16-bit address to the PDATA area.
|
|
//
|
|
//
|
|
// Virtual register setup
|
|
// ----------------------
|
|
//
|
|
-D_BREG_START=0x00 // The bit address where the BREG segments starts.
|
|
// Must be placed on: _BREG_START%8=0 where _BREG_START <= 0x78.
|
|
-D?VB=0x20 // ?VB is used when referencing BREG as whole byte.
|
|
// Must be placed on: ?VB=0x20+_BREG_START/8.
|
|
//
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// IDATA memory
|
|
//
|
|
|
|
// Setup "bit" segments (only for '__no_init bool' variables).
|
|
-Z(BIT)BREG=_BREG_START
|
|
-Z(BIT)BIT_N=0-7F
|
|
|
|
-Z(DATA)REGISTERS+8=_REGISTER_BANK_START
|
|
-Z(DATA)BDATA_Z,BDATA_N,BDATA_I=20-2F
|
|
-Z(DATA)VREG+_NR_OF_VIRTUAL_REGISTERS=08-7F
|
|
-Z(DATA)PSP,XSP=08-7F
|
|
-Z(DATA)DOVERLAY=08-7F
|
|
-Z(DATA)DATA_I,DATA_Z,DATA_N=08-7F
|
|
|
|
-U(IDATA)0-7F=(DATA)0-7F
|
|
-Z(IDATA)IDATA_I,IDATA_Z,IDATA_N=08-_IDATA_END
|
|
-Z(IDATA)ISTACK+_IDATA_STACK_SIZE#08-_IDATA_END
|
|
-Z(IDATA)IOVERLAY=08-FF
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// ROM memory
|
|
//
|
|
//
|
|
// The following segments *must* be placed in the root bank. The order of
|
|
// placement also matters for these segments, which is why we use the -Z
|
|
// placement directive.
|
|
//
|
|
-Z(CODE)INTVEC=_CODE_START
|
|
-Z(CODE)BIT_ID,BDATA_ID,DATA_ID,IDATA_ID,IXDATA_ID,PDATA_ID,XDATA_ID=_CODE_START-_CODE_END
|
|
//
|
|
//
|
|
// The following segments *must* be placed in the root bank, but the order
|
|
// of placement within the root bank is not important, which is why we use the
|
|
// -P directive here.
|
|
//
|
|
-P(CODE)CSTART,RCODE,DIFUNCT,NEAR_CODE=_CODE_START-_CODE_END
|
|
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// XDATA memory
|
|
//
|
|
|
|
-Z(XDATA)XSTACK+_XDATA_STACK_SIZE=_XDATA_START-_XDATA_END
|
|
-Z(XDATA)XDATA_Z,XDATA_I=_XDATA_START-_XDATA_END
|
|
-P(XDATA)XDATA_N=_XDATA_START-_XDATA_END
|
|
|
|
-cx51
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Texas Instruments device specific
|
|
// =================================
|
|
//
|
|
//
|
|
// Fill code gaps with 0xFFFF so that the .hex image produced is full.
|
|
-HFFFF
|
|
//
|
|
////////////////////////////////////////////////////////////////////////////////
|